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PAM-4 VCSEL driver with selective
falling-edge pre-emphasis
W. Soenen✉, J. Lambrecht, X. Yin, S. Spiga, M.-C. Amann,
G. Van Steenberge, P. Bakopoulos and J. BauwelinckELECTData centre optical links are migrating to four-level pulse amplitude
modulation (PAM-4) as a method to extend the data rate while cover-
ing longer distances. Vertical-cavity surface-emitting lasers (VCSELs)
enable the integration of low-power transmitters, but their non-linear
and bias-dependent behaviour makes conventional feed-forward equal-
isation less effective. This Letter presents a 0.13mm SiGe BiCMOS
PAM-4 driver that boosts the falling-edge to the bottom level
through a selective pre-emphasis technique. Experiments at 25 GBd
(50 Gb/s) reveal that adding selective pre-emphasis to a 4-tap equalised
current driving a 20.6 GHz 1.5mm VCSEL, relaxes the critical PAM-4
link budget requirements by >1 dB at the KP4 forward error correction
threshold of 2.2× 10−4. The potential of PAM-4 VCSEL transmitters
can be signiﬁcantly enhanced by including selective pre-emphasis to
the equalisation topology while requiring minimal overhead.Introduction: With the advent of four-level pulse amplitude modulation
(PAM-4) modulation being adopted for emerging Ethernet standards
such as 100 and 400 GbE, the transmitter technology will have a great
impact on cost and energy efﬁciency. Externally modulated lasers
were proposed for PAM-4 transmitters and data rates of 56 GBd per
lane have already been demonstrated with a 0.18mm SiGe transmitter
employing 2-tap feed-forward equalisation (FFE) [1]. However, the
associated cost and power consumption are still quite high for data
centre applications. Vertical-cavity surface-emitting lasers (VCSELs)
are a low-cost and low-power alternative, however, hindered by its
lower bandwidth with sharp roll-off and non-linear modulation behav-
iour. This results in a huge discrepancy between the electrical and
optical performance of PAM-4 VCSEL drivers. Impressive data rates
of 90 and 100 Gb/s are demonstrated electrically without equalisation,
however, these quickly degrade to 40 and 56 Gb/s while driving a 20
and 24 GHz VCSEL [2, 3]. Multi-tap FFE is often utilised to bridge
the gap, but it is not trivial due to the bias-dependent behaviour of the
VCSEL. For example, the fall time tends to be longer than the rise
time. This has been dealt with in non-return-to-zero drivers by providing
asymmetric pre-emphasis techniques [4–6], which is, however, not
straightforward to be applied to PAM-4 modulation. In this Letter, we
present an SiGe PAM-4 VCSEL driver IC that combines 4-tap FFE
with selective falling-edge preemphasis (SFEP) to speed up the tran-
sitions to the bottom level, thereby expanding the lower eye opening.
Selective falling-edge pre-emphasis for PAM-4 modulation: Large
signal modulation experiments with a PAM-4 IC driving a long-
wavelength VCSEL revealed that the falling edges to the bottom level
are typically the slowest [7]. This leads to the bottom eye being less
open than the middle and top eyes which negatively impacts the bit-error
ratio (BER). Hence, it would be advantageous to pre-emphasise the
bottom-level transitions apart from the regular FFE. Particularly, each
transition to the bottom level needs to be boosted. Hence, a falling-edge
detection circuit needs to sense the instant when both data inputs MSB
and LSB become logic low and generate a falling pulse accordingly.
Fig. 1 shows a conceptual diagram to realise this functionality, suitable
for cathode-driving and multi-level modulation formats. It comprises a
NOR-gate, a delay cell with time delay Td and an OR-gate with one
inverted input to create a logic output current ISFEP with pulse width Twp.
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Fig. 1 Timing and logic gate diagram to generate falling-edge pre-emphasis
current pulse ISFEP when MSB and LSB signals transition to bottom levelRONICS LETTERS 8th February 2018 Vol. 54This architecture allows ISFEP to be summed with the modulation
current by implementing the ﬁnal OR-gate as a current-mode logic
stage, shown in Fig. 2. This is clearly an improvement over [6]
that requires a PMOS-stage to insert the falling-edge current pulse
at the output, which introduces a speed penalty. The output
current ISFEP can be expressed as a function of the inputs ViA (X ) and
ViB (X ′)
ISFEP = ViB + ViA + ViB = ViA + ViB (1)
leading to an OR-gate with one input being inverted (1). This behaviour
is in accordance with the conceptual diagram of Fig. 1. The time
delay Td is set by a programmable delay cell but also includes the
ﬁxed propagation time of the level shifter Q3. The biasing Ib1 of Q3 is
equipped with cross-coupled cascode transistors Q4 to provide extra
bandwidth with less current. The full width at half maximum of the
ISFEP pulse can be set to either 17 or 27 ps. In addition, the amplitude
of the current pulse can be modiﬁed by the tail current Ib0 from 0
to 2.4 mA.
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Fig. 2 SFEP output stage representing OR-gate with inputs ViA and ViB and
output current ISFEP
The SFEP circuit is part of a PAM-4 driver incorporating a
symbol-spaced four-tap FFE output stage in a cathode drive conﬁgur-
ation [8], drawn in Fig. 3. The LSB and MSB inputs from Fig. 1 are
taken from the ﬂip-ﬂop outputs and ISFEP is combined with the
VCSEL bias current Ibias and the FFE current originating from tap
drivers A0–A3. Remark that the depicted PAM-4 FFE topology scales
the amplitude of the pre-emphasis pulse linearly with the level
change of the main modulation current by maintaining a ﬁxed ratio of
two between the MSB and LSB FFE coefﬁcients. This approach is
similar to [9], but no power-hungry encoders and multiplexers are
required.
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Fig. 3 Channel architecture of symbol-spaced four-tap FFE PAM-4 driver
IC with SFEP
The complete driver IC is implemented as a dual-channel device in a
0.13mm SiGe BiCMOS process and measures 1× 2.8mm2. The driver
output is wirebonded to a VCSEL array developed by Technische
Universität München, as shown in Fig. 4. The 1.5mm VCSEL is charac-
terised with a maximum bandwidth of 20.6 GHz and an optical power of
3.9 mW occurring at a roll-over current of 15 mA [10]. The driver and
the VCSEL are operated from, respectively, 2.5 and 3.4 V supply
voltage.No. 3 pp. 155–157
Fig. 4 PAM-4 driver wire bonded to 1.5mm VCSEL array and mounted on
PCB with single-ended 50V transmission lines
Results: The single-ended MSB and LSB binary inputs of the driver are
excited with a 25 Gb/s 400mVpp 27 − 1 pseudorandom bit sequence
(PRBS). Both streams are decorrelated to each other by using a cable
with an ∼12 bit-period delay. The optical output of the VCSEL is
aligned to a ﬂat-cleaved single-mode ﬁbre and propagates through a
variable optical attenuator before arriving at a 32 GHz linear photorecei-
ver (DSCR-409). The differential receiver output is captured with a
160 GS/s real-time oscilloscope to allow off-line decoding of the
PAM-4 signal. Remark that no receiver equalisation or other digital
signal processing is applied before calculating the BER related to the
LSB and MSB streams. We ﬁrst optimised the equaliser and SFEP set-
tings for minimum BER. Afterwards, SFEP was disabled and the bias
current increased to maintain the same average current of 10.4 mA
through the VCSEL. This methodology allows to extract the impact of
SFEP on the system while the VCSEL is biased at a constant modulation
bandwidth.
Captured eye diagrams at 25 GBd shown in Fig. 5 reveal that SFEP
combined with a four-tap FFE is able to expand the lower eye while sim-
ultaneously improving the vertical alignment of the subsequent eyes.
This is also reﬂected in the BER plots of the LSB and MSB data
streams, plotted in Fig. 6, of which the total BER is dominated by the
LSB data. The MSB data, which directly maps to the middle eye,
becomes error-free above −5 dbm. With a record length of 1.25× 107
bits, this corresponds to an upper BER limit of 2.9× 10−7 with 95%
conﬁdence. Considering a KP4 forward error correction threshold of
2.2× 10−4 [11], enabling SFEP can increase the link budget by
>1 dB. The transmitter power dissipation amounts 455 mW, of which
only 18 mW originates from the SFEP circuit. Future work could inves-
tigate in extending the selective pre-emphasis technique to all PAM-4
levels to compensate bias-dependent overshoot, in the end replacing
the symbol-spaced equaliser to save power.
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Fig. 5 Captured eye diagrams using real-time oscilloscope at 25 GBd with
annotated decision thresholds for 1000 symbols
a Equalisation with four-tap FFE
b Equalisation with four-tap FFE and SFEP expands lower eye
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Fig. 6 Total BER dominated by LSB is lowered with approximately one order
of magnitude by enabling SFEPELECTRONICS LETTERSConclusion: We have demonstrated that a selective falling-edge pre-
emphasis circuit implemented in a 0.13mm SiGe BiCMOS PAM-4
VCSEL driver can assist a conventional multi-tap FFE in increasing
the link budget of a VCSEL link. The proposed new SFEP circuit is
able to restore the lower eye, while consuming only 4% of the transmit-
ter power dissipation.
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